Quadrature local oscillator phase synthesis and architecture for divide-by-odd-number frequency dividers
AssigneeQUALCOMM Incorporated
InventorsYunliang ZHU, Kevin Hsi-huai WANG, Rajagopalan RANGARAJAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsYunliang ZHU, Kevin Hsi-huai WANG, Rajagopalan RANGARAJAN
Estimating the term…
Certain aspects of the present disclosure provide techniques and apparatus for generating in-phase and quadrature (I/Q) local oscillator (LO) signals that may be synthesized using signals output from a divide-by-odd-number frequency divider (e.g., Div3 or Div5). This may be accomplished by deriving each period of the LO signal from a selected output signal of the frequency divider such that the average phase over multiple LO periods yields desired I/Q LO signals. This operation may save current because a phase interpolation circuit need not be used and moreover, provide I/Q LO signals having equal gain. Certain aspects of the present disclosure also provide a “dummy” LO signal, which may be used to in conjunction with a “dummy load” to present constant load impedance to a low noise amplifier (LNA) during time gaps (periods of an oscillating signal input to the frequency divider) in which the I/Q LO signals are all off.
A method for generating quadrature signals, comprising:
A circuit for generating quadrature signals, comprising:
An apparatus for wireless communications, comprising:
A circuit for generating quadrature signals, comprising:
Dependencies are inferred from the claim text.