Testing of Semiconductor Devices and Devices, and Designs Thereof
AssigneeInfineon Technologies AG
InventorsMichael Roehner, Stefano Aresu
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsMichael Roehner, Stefano Aresu
Estimating the term…
In accordance with an embodiment of the present invention, a method of testing a plurality of semiconductor devices includes applying a stress voltage having a peak voltage on a shield line disposed over a substrate. The substrate has functional circuitry of a semiconductor device. A fixed voltage is applied to a first metal line disposed above the substrate adjacent the shield line. The first metal line is coupled to the functional circuitry and is configured to be coupled to a high voltage node during operation. The peak voltage is greater than a maximum fixed voltage. The shield line separates the first metal line from an adjacent second metal line configured to be coupled to a low voltage node during operation. The method further includes measuring a current through the shield line in response to the stress voltage, determining the current through the shield line of the semiconductor device, and based on the determination, identifying the semiconductor device as passing the test.
A semiconductor device comprising:
A method of testing a plurality of semiconductor devices, the method comprising:
A method of designing a semiconductor device, the method comprising:
Dependencies are inferred from the claim text.