Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsJin-Cheol JEONG, Dong-Hwan SHIN, In-Kwon JU, In-Bok Yom
Estimating the term…
A digital serial-to-parallel converter capable of minimizing a malfunction of a circuit by more stably performing an operation of a D flip flop in implementing a GaAs MMIC digital serial-to-parallel converter and a GaAs MMIC using the same are disclosed. The digital serial-to-parallel converter includes: a converter configured to convert a received clock signal, serial data, and load signal of TTL into a DCFL signal; a plurality of D flip flops configured to transmit the serial data received through the converter to a D flip flop of a next stage by the clock signal received through the converter and output the serial data of the D flip flop of the next stage by the load signal received through the converter; and a plurality of buffers configured to receive the serial data from the plurality of D flip flops to generate and output complementary signals.
A digital serial-to-parallel converter, comprising:
A GaAs MMIC, comprising:
Dependencies are inferred from the claim text.