Circuit and Method for Improving ESD Tolerance and Switching Speed
AssigneePeregrine Semiconductor Corporation
InventorsEric S. Shapiro, Matt Allison
Life of this patent
Estimating the term…
Abstract
Embodiments of systems, methods, and apparatus for improving ESD tolerance and switching time for semiconductor devices including metal-oxide-semiconductor (MOS) field effect transistors (FETs), and particularly to MOSFETs fabricated on semiconductor-on-insulator and silicon-on-sapphire substrates. Embodiments provide an improved FET structure having an accumulated charge sink (ACS) circuit, fast switching times, and improved ESD tolerance.
Claims26
An electronic circuit including:
- (a) a field effect transistor (FET) having a gate, a drain, a source, and a body;
- (b) a gate resistor series connected to the gate of the FET;
- (c) an accumulated charge sink (ACS) circuit connected to the body of the FET;
- and
- (d) an ACS resistance series connected to the ACS circuit, wherein the series-connected ACS resistance and the ACS circuit are connected to the gate resistor of the FET.
An integrated circuit including at least two stacked field effect transistors (FET) each having a gate, a drain, a source, and a body, each FET further including:
- (a) a gate resistor series connected to the gate of such FET;
- (b) an accumulated charge sink (ACS) circuit connected to the body of such FET;
- and
- (c) an ACS resistance series connected to the ACS circuit, wherein the series-connected ACS resistance and the ACS circuit are connected to the gate resistor of such FET.
A method for improving ESD tolerance and switching speed in an electronic circuit that includes an ACS circuit, including adding a resistance in series with the ACS circuit.
A method for improving electrostatic discharge tolerance and switching speed in an integrated circuit, including:
- (a) fabricating an integrated circuit including a field effect transistor (FET) having a gate, a drain, a source, and a body;
- (b) connecting a gate resistor in series with the gate of the FET;
- (c) connecting an accumulated charge sink (ACS) circuit to the body of the FET;
- (d) connecting an ACS resistance in series with the ACS circuit;
- and
- (e) connecting the series-connected ACS resistance and the ACS circuit to the gate resistor.
An integrated circuit including at least one field effect transistor (FET) configured to switch or process a radio frequency signal, each FET having a gate, a drain, a source, and a body, each FET further including:
- (a) a gate resistor series connected to the gate of such FET at a first node and configured to be coupled to a control signal at a second node;
- (b) an accumulated charge sink (ACS) diode connected to the body of such FET;
- and
- (c) at least one ACS resistance series connected to the ACS diode, wherein the series-connected at least one ACS resistance and the ACS diode are connected to the gate resistor of such FET and the at least one ACS resistance is sized to provide substantial ESD tolerance without substantially impairing the function of the ACS diode.
Dependencies are inferred from the claim text.