System and Method for Series and Parallel Combinations of Electrical Elements

A non-transitory computer readable storage medium having embodied thereon instructions for causing a computing device to execute a method of designing a semiconductor circuit component having an arbitrary impedance value and constructed as a combination of repeated nominally identical impedance elements, wherein each impedance element is a resistor having a resistive impedance or each impedance element is an inductor having an inductive impedance, the method comprising:

• receiving as an input at a computing device the arbitrary impedance value for the component and setting the arbitrary impedance value as a target value;
• receiving as an input at the computing device a nominal impedance value of each of the repeated nominally identical elements to be used in the component;
• defining in the computing device the initial value of the component as zero, and the combination of identical elements as a null set;
• determining by the computing device whether the target value is greater or less than the nominal impedance value;
• if the target value is greater than the nominal impedance value:
• determining by the computing device the maximum number of impedance elements that when placed in series have a combined impedance less than the target value;
• adding by the computing device the determined number of impedance elements, in series, to the combination of identical elements, connected to a most recently added identical element if any, and calculating an updated value of the component;
• updating by the computing device the target value by subtracting the total impedance of the impedance elements added in series from the current target value;
• if the target value is less than the nominal impedance value:
• determining by the computing device the maximum number of impedance elements that when placed in parallel have a combined impedance greater than the target value;
• adding by the computing device the determined number of impedance elements, in parallel, to the combination of identical elements, connected to a most recently added identical element if any, and calculating an updated value of the component;
• updating by the computing device the target value by determining a impedance value that when placed in parallel with the impedance elements will result in the current target value;
• determining by the computing device whether the updated value of the component is within a specified tolerance of the arbitrary impedance, and:
• if the value of the component is not within the specified tolerance, repeating the step of determining whether the target value is greater or less than the nominal resistance value and subsequent steps;
• if the value of the component is within the specified tolerance, exiting the process and returning the combination of identical elements as an output.

A method of designing a semiconductor circuit component having an arbitrary impedance value and constructed as a combination of repeated nominally identical impedance elements, wherein each impedance element is a capacitor having a capacitive impedance, comprising:

• receiving as an input at a computing device the arbitrary impedance value for the component and setting the arbitrary impedance value as a target value;
• receiving as an input at the computing device a nominal impedance value of each of the repeated nominally identical elements to be used in the component;
• defining in the computing device the initial value of the component as zero, and the combination of identical elements as a null set;
• determining by the computing device whether the target value is greater or less than the nominal impedance value;
• if the target value is greater than the nominal impedance value:
• determining by the computing device the maximum number of impedance elements that when placed in parallel have a combined impedance less than the target value;
• adding by the computing device the determined number of impedance elements, in parallel, to the combination of identical elements, connected to a most recently added identical element if any, and calculating an updated value of the component;
• updating by the computing device the target value by subtracting the total impedance of the impedance elements added in parallel from the current target value;
• if the target value is less than the nominal impedance value:
• determining by the computing device the maximum number of impedance elements that when placed in series have a combined impedance greater than the target value;
• adding by the computing device the determined number of impedance elements, in series, to the combination of identical elements, connected to a most recently added identical element if any, and calculating an updated value of the component;
• updating by the computing device the target value by determining a impedance value that when placed in series with the impedance elements will result in the current target value;
• determining by the computing device whether the updated value of the component is within a specified tolerance of the arbitrary impedance, and:
• if the value of the component is not within the specified tolerance, repeating the step of determining whether the target value is greater or less than the nominal resistance value and subsequent steps;
• if the value of the component is within the specified tolerance, exiting the process and returning the combination of identical elements as an output.