Variable-size flash translation layer
AssigneeLSI Corporation
InventorEarl T. Cohen
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Corporation
InventorEarl T. Cohen
Estimating the term…
A method for using a variable-size flash transition layer is disclosed. Step (A) receives a read request to read data corresponding to a logical block address from a nonvolatile memory. Step (B) reads a particular entry of a map to obtain (i) a physical address of a particular page of the nonvolatile memory, (ii) an offset in the particular page to compressed data previously stored and (iii) a length of the compressed data. The particular entry is associated with the logical block address. Step (C) converts the offset and the length to (i) an address of a given read unit in the particular page and (ii) a number of the read units to be read. Step (D) reads from the particular page at most the number of the read units starting from the given read unit. An offset and length granularity are finer than one read unit.
A method for using a variable-size flash transition layer, comprising the steps of:
An apparatus comprising:
Dependencies are inferred from the claim text.