Reducing the number of sequential operations in an application to be performed on a shared memory cell
AssigneeIntel Corporation
InventorsTomasz Janczak, Marek Targowski
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsTomasz Janczak, Marek Targowski
Estimating the term…
Methods and apparatuses to reduce the number of sequential operations such as atomic operations in an application to be performed on a shared memory cell may be provided. A translation unit can detect in the application multiple atomic operations to be performed on the same memory and replaces the multiple atomic operations with an equivalent single atomic operation. In some implementations, the application includes shader code. In some implementations, each of the multiple atomic operations increment a value stored at the same memory by an update amount. The translation unit may calculate the partial prefix sum over all the atomic operations and replace the multiple atomic operations with a single atomic operation to increment the value stored at memory by the sum of the update amounts.
A system comprising:
A computer implemented method comprising:
A computer readable medium comprising a set of instructions which, if executed by a processor, cause a computer to:
A system comprising:
Dependencies are inferred from the claim text.