Wafer-level packaging mechanisms
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJing-Cheng LIN, Jui-Pin HUNG
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJing-Cheng LIN, Jui-Pin HUNG
Estimating the term…
A semiconductor package includes a first semiconductor die surrounded by a molding compound. The semiconductor package further includes a first conductive pad on the first semiconductor die, wherein the first conductive pad is at a top metal level of the first semiconductor die. The semiconductor package further includes redistribution lines (RDLs) formed over the first conductive pad, wherein at least one RDL of the RDLs extends beyond the boundaries of the semiconductor die, and a portion of the at least one RDL contacts the first conductive pad, wherein a surface of the first conductive pad contacting the portion of the at least one RDL is at a different level than a surface of the molding compound under the at least one RDL extended beyond the boundaries of the first semiconductor die.
A semiconductor package comprising:
A semiconductor package comprising:
A semiconductor package comprising:
Dependencies are inferred from the claim text.