Transistor and fabriation method
AssigneeSemiconductor Manufacturing International (Shanghai) Corporation
InventorDE YUAN XIAO
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Manufacturing International (Shanghai) Corporation
InventorDE YUAN XIAO
Estimating the term…
Fabrication methods for junctionless transistor and complementary junctionless transistor are provided. An isolation layer doped with a first-type ion is formed on a semiconductor substrate and an active layer doped with a second-type ion is formed on the isolation layer. The active layer includes a first portion between a second portion and a third portion of the active layer. Portions of the isolation layer under the second and third portions of the active layer are removed to suspend the second and third portions of the active layer. A gate structure is formed on the first portion of the active layer. A source and a drain are formed by doping the second portion and the third portion of the active layer with the second-type ion on both sides of the gate structure. The source and the drain have a same doping type as the first portion of the active layer.
A method for forming a junctionless transistor device comprising:
A method for forming a complementary junctionless transistor device comprising:
Dependencies are inferred from the claim text.