Offloading Tessellation from a Graphics Processor to a Central Processing Unit
OwnerEtay Meiriinventor
Life of this patent
Estimating the term…
Abstract
In accordance with some embodiments, tessellation may be implemented in part on a central processing unit and in part on a graphics processing unit. The part that may be performed on a central processing unit may be a pre-computation stage in which the possible combinations of vertex stitching are computed and stored as a bit mask in a bidirectional array. Then, at run time, the graphics processor runs through the vertices as pre-computed in the central processing unit, in some embodiments.
Claims29
A method comprising:
- prior to tessellation, generating and storing possible stitching combinations.
A method comprising:
- obtaining pre-computed stitching combinations in a bit mask;
- determining whether to proceed to the next vertex via an internal edge of a triangle or an external edge based on the bit mask;
- and
- tessellating the triangle using the stitching combinations.
At least one machine readable medium comprising a plurality of instructions and, in response to being executed on a computing device, causing the computing device to carry out a method comprising:
- prior to tessellation, generating and storing possible stitching combinations.
An apparatus comprising:
- a processor to process graphics by generating and storing possible stitching combinations prior to tessellation;
- and
- a memory coupled to said processor.
An apparatus comprising:
- a processor to obtain pre-computed stitching combinations in a bit mask, determine whether to proceed to the next vertex via an internal edge of a triangle or an external edge based on the bit mask and tessellate the triangle using stitching combinations;
- and
- a memory coupled to said processor.
Dependencies are inferred from the claim text.