Method of operating write assist circuitry
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYoung Seog KIM, Young Suk KIM
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYoung Seog KIM, Young Suk KIM
Estimating the term…
A method includes causing, by a first circuit, a first signal transition at a first node based on a clock signal. A first edge, from a first level to a second level, of a word line signal is generated responsive to the first signal transition. A second signal transition at a second node is caused by a second circuit based on the clock signal. The second circuit and the first circuit are configured to cause the second signal transition to occur later than the first signal transition by a delay time. A first edge, from a third logic level to a fourth level, of a tracking word line signal is generated responsive to the second signal transition.
A method comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.