Techniques for enhancing dielectric breakdown performance
AssigneeIntel Corporation
InventorsPavel S. Plekhanov, Kevin J. Fischer, Qiang Fu, Hiroki Hiramatsu
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsPavel S. Plekhanov, Kevin J. Fischer, Qiang Fu, Hiroki Hiramatsu
Estimating the term…
Techniques are disclosed for enhancing the dielectric breakdown performance of integrated circuit (IC) interconnects. The disclosed techniques can be used to selectively etch the dielectric layer of an IC to form a recess, for example, between a given pair of adjacent/neighboring interconnects (e.g., metal lines). Thereafter, a layer of dielectric material of higher dielectric breakdown field (Ec) than the surrounding/underlying dielectric material (or other suitable insulator, as will be apparent in light of this disclosure) may be deposited/grown so as to substantially conform to the topology provided by the adjacent/neighboring interconnects and etched recess. In some cases, this dielectric layer may help to prevent or otherwise reduce: (1) dielectric breakdown between the adjacent/neighboring interconnects by locally increasing the dielectric breakdown voltage (VBD); and/or (2) diffusion of the interconnect fill metal into the surrounding/underlying dielectric material. In some instances, such a layer may serve as an etch stop.
An integrated circuit comprising:
A method of forming an integrated circuit, the method comprising:
An integrated circuit comprising:
An integrated circuit interconnect comprising:
Dependencies are inferred from the claim text.