Bit error generation system for optical networks
AssigneeVerizon Patent and Licensing Inc.
InventorsScott R. Kotrla, Matthew W. Turlington, Michael U. Bencheck, Tiejun J. Xia
Life of this patent
Estimating the term…
Loading patent…
AssigneeVerizon Patent and Licensing Inc.
InventorsScott R. Kotrla, Matthew W. Turlington, Michael U. Bencheck, Tiejun J. Xia
Estimating the term…
A bit error generating device includes a light source, an input device, and a control processor. The control processor includes logic configured to: receive protocol or bitrate information regarding a live traffic signal via the input device; determine bit error simulation signal parameters based on the received protocol or bitrate information; configure the light source to generate the bit error simulation signal based on the bit error simulation signal parameters; and instruct the light source to inject the bit error simulation signal into an optical fiber carrying the live traffic signal.
A bit error generating device, comprising:
A method, comprising:
A device, comprising:
Dependencies are inferred from the claim text.