Method for chip packaging
AssigneeNantong Fujitsu Microelectronics Co., Ltd.
InventorsLei Shi, Guohua Gao, Yujuan Tao, Naomi Masuda, Koichi Meguro
Life of this patent
Estimating the term…
Loading patent…
AssigneeNantong Fujitsu Microelectronics Co., Ltd.
InventorsLei Shi, Guohua Gao, Yujuan Tao, Naomi Masuda, Koichi Meguro
Estimating the term…
Provided is a method for chip packaging, including the steps of: providing a semi-packaged wafer which has a cutting trail and a metal bonding pad of the chip; forming a first protective layer on the cutting trail; forming on the metal bonding pad a sub-ball metal electrode; forming a solder ball on the sub-ball metal electrode; dicing the wafer along the cutting trail. The first protective layer according to the present invention can prevent the metal in the cutting trail from being separated by electroplating, and protect the lateral sides of a discrete chip after cutting. The process flow thereof is simple, and enhances the efficiency of the packaging as well as its yield.
A method for chip packaging, comprising:
Dependencies are inferred from the claim text.