Interpolation circuit, reception circuit and method of generating interpolated data
AssigneeFujitsu Limited
InventorTakayuki SHIBASAKI
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorTakayuki SHIBASAKI
Estimating the term…
An interpolation circuit includes: a generation circuit configured to generate interpolated data based on a plurality of pieces of input data in time sequence; a first analog digital converter configured to convert first interpolated data at a data point of the interpolated data into first digital data; and a second analog digital converter configured to convert second interpolated data at a change point into second digital data of the interpolated data, a second number of quantization bits of the second analog digital converter being smaller than a first number of quantization bits of the first analog digital converter.
An interpolation circuit comprising:
A reception circuit comprising:
A method of generating interpolated data, the method comprising:
Dependencies are inferred from the claim text.