Aspect Ratio Dependent Deposition to Improve Gate Spacer Profile, Fin-Loss and Hardmask-Loss for FinFET Scheme
AssigneeTokyo Electron Limited
InventorsAlok Ranjan, Angelique Denise Raley
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Electron Limited
InventorsAlok Ranjan, Angelique Denise Raley
Estimating the term…
Techniques disclosed herein include systems and methods for an aspect ratio dependent deposition process that improves gate spacer profile, reduces fin loss, and also reduces hardmask loss in a FinFET or other transistor scheme. Techniques include depositing an aspect ratio dependent protective layer to help tune profile of a structure during fabrication. Plasma and process gas parameters are tuned such that more polymer can collect on surfaces of a structure that are visible to the plasma. For example, upper portions of structures can collect more polymer as compared to lower portions of structures. The variable thickness of the protection layer enables selective portions of spacer material to be removed while other portions are protected.
A method for preparing a spacer on a substrate structure, the method comprising:
A method for preparing a spacer on a substrate structure, the method comprising:
Dependencies are inferred from the claim text.