Use of band edge gate metals as source drain contacts
AssigneeInternational Business Machines Corporation
InventorsKisik Choi, Christian Lavoie, Paul M. Solomon, Bin Yang, Zhen Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsKisik Choi, Christian Lavoie, Paul M. Solomon, Bin Yang, Zhen Zhang
Estimating the term…
A method includes providing a semiconductor substrate having intentionally doped surface regions, the intentionally doped surface regions corresponding to locations of a source and a drain of a transistor; depositing a layer a band edge gate metal onto a gate insulator layer in a gate region of the transistor while simultaneously depositing the band edge gate metal onto the surface of the semiconductor substrate to be in contact with the intentionally doped surface regions; and depositing a layer of contact metal over the band edge gate metal in the gate region and in the locations of the source and the drain. The band edge gate metal in the source/drain regions reduces a Schottky barrier height of source/drain contacts of the transistor and serves to reduce contact resistance. A transistor fabricated in accordance with the method is also described.
A method to fabricate a structure, comprising:
A method to reduce a Schottky barrier height of source/drain contacts of a field effect transistor, comprising:
The method of claim , where forming the gate stack comprises a replacement gate process that removes a dummy gate material leaving a gate opening in a dielectric material, and where the gate insulator layer is deposited in the gate opening subsequent to removing the dummy gate material.
-20. (canceled)
Dependencies are inferred from the claim text.