Back to results
US 2013/0159452 A1Published application
Memory Server Architecture
OwnerManuel Alejandro Saldana De Fuentes, Paul Chowinventors
Life of this patent
Estimating the term…
Abstract
A memory server system is provided herein. It includes a first plurality of Field Programmable Gate Arrays (FPGA) application server nodes that are configured to parse the location of the FPGA data server nodes; a second plurality of FPGA data server nodes that are configured as memory controllers, each of the second plurality of FPGA data server nodes being connected to a plurality of RAM memory banks; and a network connection between the first plurality of FPGAs and the second plurality of FPGA processing nodes.
Claims17
A memory server architecture comprising:
- A plurality of Application Server nodes executing software applications in an Internet-accessible environment;
- wherein the plurality of Application Servers are programmed to access data from a plurality of Data Servers;
- wherein the plurality of Data Servers respond to data requests from the plurality of Application Servers;
- wherein the plurality of Data Servers comprises a first plurality of back-end FPGAs structured to provide access to a plurality of RAM;
- wherein the first plurality of back-end FPGAs are configured to process data requests in the form of key-value or address-value pairs.
2 more elements
A memory server architecture comprising:
- A plurality of Application Server nodes executing software applications in an Internet-accessible environment;
- wherein the plurality of Application Servers are programmed to access data from a plurality of Data Servers;
- wherein the plurality of Data Servers respond to data requests from the plurality of Application Servers;
- wherein the plurality of Data Servers comprises a first plurality of back-end FPGAs structured to provide access to a plurality of RAM;
- wherein the first plurality of back-end FPGAs are configured to process data requests in the form of key-value or address-value pairs;
- wherein a second plurality of front-end FPGAs are configured to issue data requests in the form of key-value or address-value pairs.
3 more elements
Dependencies are inferred from the claim text.