Loading patent…
AssigneeInternational Business Machines Corporation
InventorsJames W. Dawson, Noam Jungmann, Elazar Kachir, Udi Nir, Donald W. Plass
Estimating the term…
A digital voltage boost circuit, optionally working in parallel with an analog voltage regulator, periodically injects a constant amount of current each cycle into the bit line of a high density memory array to eliminate the bias voltage reduction which would otherwise occur. This results in a much faster recovery time and reduces the semiconductor real estate required. A pulse generator in the boost circuit generates one or more current modulation signals which control corresponding current supply devices in a current source. The boost circuit drives a constant amount of current to the bias voltage node each memory cycle.
A voltage boost circuit for use with an analog voltage regulator, comprising:
A circuit for generating a memory array bit line bias voltage, comprising:
A method of generating a stable current source for use by a memory array, said method comprising:
A method of generating a stable bit line voltage for use by a memory array, said method comprising:
Dependencies are inferred from the claim text.