Graphics processing unit with command processor
AssigneeQUALCOMM Incorporated
InventorsPetri Olavi Nordlund, Jukka-Pekka Arvo, Robert J. Simpson
Life of this patent
Estimating the term…
Abstract
Aspects of the disclosure relate to a method of controlling a graphics processing unit. In an example, the method includes receiving one or more tasks from a host processor, and scheduling, independently from the host processor, the one or more tasks to be selectively executed by a shader processor and one or more fixed function hardware units, wherein the shader processor is configured to execute a plurality of instructions in parallel, and the one or more fixed function hardware units are configured to render graphics data.
Claims26
A graphics processing unit comprising:
- a shader processor configured to execute a plurality of instructions in parallel;
- one or more fixed function hardware units configured to render graphics data;
- and
- a command processor unit configured to receive one or more tasks from a host processor and independently schedule the one or more tasks to be selectively executed by the shader processor and the one or more fixed function hardware units.
A method for controlling a graphics processing unit comprising:
- receiving one or more tasks from a host processor;
- and
- scheduling, independently from the host processor, the one or more tasks to be selectively executed by a shader processor and one or more fixed function hardware units, wherein the shader processor is configured to execute a plurality of instructions in parallel, and the one or more fixed function hardware units are configured to render graphics data.
An apparatus for controlling a graphics processing unit comprising:
- means for receiving one or more tasks from a host processor;
- and
- means for scheduling, independently from the host processor, the one or more tasks to be selectively executed by a shader processor and one or more fixed function hardware units, wherein the shader processor is configured to execute a plurality of instructions in parallel, and the one or more fixed function hardware units are configured to render graphics data.
A computer program product comprising a computer-readable medium comprising stored thereon instructions that, when executed, cause one or more processors to:
- receive one or more tasks from a host processor;
- and
- schedule, independently from the host processor, the one or more tasks to be selectively executed by a shader processor and one or more fixed function hardware units, wherein the shader processor is configured to execute a plurality of instructions in parallel, and the one or more fixed function hardware units are configured to render graphics data.
Dependencies are inferred from the claim text.