Shift register, and display device
AssigneeSharp Kabushiki Kaisha
InventorsHiroyuki Ohkawa, Yasushi Sasaki, Yuhichiroh Murakami, Etsuo Yamamoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Kabushiki Kaisha
InventorsHiroyuki Ohkawa, Yasushi Sasaki, Yuhichiroh Murakami, Etsuo Yamamoto
Estimating the term…
A unit circuit (11) includes: a transistor (T2) having its drain terminal to be supplied with a clock signal (CK) and its source terminal connected to an output terminal (OUT); a transistor (T9) which, when supplied with an active all-on control signal (AON), outputs an ON voltage to the output terminal (OUT), and which, when supplied with a nonactive all-on control signal (AONB), stops outputting the ON voltage; a transistor (T1) which supplies the ON voltage to a control terminal of the transistor (T2) in accordance with an input signal (IN); a transistor (T4) which, when supplied with the active all-on control signal (AON), supplies an OFF voltage to a control terminal of the transistor (T2). This makes it possible to provide a shift register of a simple structure that can prevent a malfunction from occurring after all-on operation, and to provide a display device.
A shift register including unit circuits connected in a multistage manner, the shift register operating in accordance with a plurality of clock signals, the unit circuits being each constituted by transistors of a same conductivity type,
Dependencies are inferred from the claim text.