Bias compensation method and system for minimizing process, voltage and temperature corner variations
AssigneesAti Technologies Ulc, Advanced Micro Devices, Inc.
InventorsJunho J.H. Cho, Chihou C.L. Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneesAti Technologies Ulc, Advanced Micro Devices, Inc.
InventorsJunho J.H. Cho, Chihou C.L. Lee
Estimating the term…
A system and method for calibrating bias in a data transmission system including a calibrated bias having impedance calibration for accommodating parameter variations in the data transmission system. A current mirror receives and balances bias currents between the calibrated bias and an output driver from the data transmission system. A digital compensation logic circuit is connected to the calibrated bias to adjust the calibrated bias for variations in parameters causing a current tail effect. A calibration logic circuit adjusts calibration due to variations in operational parameters, such that the tail current variations are minimized.
A system comprising:
A bias compensation circuit comprising:
A bias compensation method comprising:
A computer readable non-transitory medium including instructions which when executed in a processing system cause the system to provide bias compensation in a transmission circuit comprising:
Dependencies are inferred from the claim text.