Semiconductor device and method for manufacturing the same
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsMasahiro WATANABE, Mitsuo MASHIYAMA, Takuya HANDA, Kenichi OKAZAKI
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsMasahiro WATANABE, Mitsuo MASHIYAMA, Takuya HANDA, Kenichi OKAZAKI
Estimating the term…
A metal oxide layer is in contact with an interlayer insulating layer covering a transistor, and has a stacked-layer structure including a first metal oxide layer having an amorphous structure and a second metal oxide layer having a polycrystalline structure. In the first metal oxide layer, there are no crystal grain boundaries, and grid intervals are wide as compared to those in a metal oxide layer in a crystalline state; thus, the first metal oxide layer easily traps moisture between the lattices. In the second metal oxide layer having a polycrystalline structure, crystal parts other than crystal grain boundary portions have dense structures and extremely low moisture permeability. Thus, the structure in which the metal oxide layer including the first metal oxide layer and the second metal oxide layer is in contact with the interlayer insulating layer can effectively prevent moisture permeation into the transistor.
A semiconductor device comprising:
A method for manufacturing a semiconductor device, comprising the steps of:
A method for manufacturing a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.