Delay locked loop
AssigneeHynix Semiconductor Inc.
InventorsJae-Min JANG, Yong-Ju Kim, Hae-Rang Choi
Life of this patent
Estimating the term…
Loading patent…
AssigneeHynix Semiconductor Inc.
InventorsJae-Min JANG, Yong-Ju Kim, Hae-Rang Choi
Estimating the term…
A delay locked loop includes a delay unit delaying an input clock to generate an output clock, a replica delay unit delaying the output clock to generate a feedback clock, a phase comparing unit outputting a phase signal having a first or second value according to whether the phase of the feedback clock leads the phase of the input clock, a filtering unit generates a filtering signal in response to the phase signal and updates the filtering signal when a difference of count numbers of the phase signal having the first value and the second value is substantially equal to a filtering depth, a locking unit generates a locking signal in response to the filtering signal, and a control unit adjusts a delay value in response to the filtering signal and maintains the delay value when the locking signal is activated.
A delay locked loop comprising:
A delay locked loop comprising:
A delay locked loop comprising:
Dependencies are inferred from the claim text.