System and Method for Reducing Lock Acquisition Time of a Phase-Locked Loop
AssigneeIntel IP Corporation
InventorRizwan Ahmed
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel IP Corporation
InventorRizwan Ahmed
Estimating the term…
In accordance with an embodiment of the present disclosure a phase-locked loop comprises a voltage controlled oscillator (VCO) configured to generate an output signal based on an input reference signal. The phase-locked loop further comprises a first charge pump communicatively coupled to a control input of the VCO and configured to generate, for a duration of time following occurrence of an event, a first control signal. The first control signal is independent of the output signal and is for causing the output signal to have a first frequency based on a second frequency of the input reference signal. The phase-locked loop further comprises a second charge pump communicatively coupled to the control input of the VCO. The second charge pump is configured to generate, after the duration of time, a second control signal. The second control signal is adjusted to lock the output signal with the input reference signal according to a phase difference between the output signal and the input reference signal such that the output signal is synchronized with the input reference signal.
A phase-locked loop comprising:
A wireless communication element, comprising:
A method for reducing lock acquisition time of a phase-locked loop comprising:
Dependencies are inferred from the claim text.