Duty cycle distortion correction
AssigneeInternational Business Machines Corporation
InventorsKyu-hyoun Kim, Paul Rudrud, Jacob D. Sloat
Life of this patent
Estimating the term…
Abstract
Correction of duty cycle distortion of DQ and DQS signals between a memory controller and a memory is corrected by determining a duty cycle correction factor. The duty cycle distortion is corrected by applying the duty cycle correction factor to the plurality of differential DQS signals. The duty cycle distortion is corrected across a plurality of differential DQS signals between the memory controller and the bursting memory.
Claims25
A duty cycle correction system comprising:
- a duty cycle correction module communicatively coupled to a memory controller, and a bursting memory, the duty cycle correction module configured to perform:
- determining a duty cycle correction factor;
- correcting duty cycle distortion in a plurality of differential DQS signals between the memory controller and the bursting memory by applying the duty cycle correction factor to the plurality of differential DQS signals.
A bursting memory system comprising:
- a duty cycle correction module in communication with a memory controller and a bursting memory, the duty cycle correction module configured to perform:
- determining a duty cycle distortion in a plurality of signals between the memory controller and the bursting memory, the plurality of signals comprising a data signal and a plurality of bursting data strobe signals;
- and
- correcting the duty cycle distortion in the plurality of signals between the memory controller and the bursting memory, the correcting comprising synchronizing the data signal and the plurality of busting data strobe signals.
A method for correcting duty cycle distortion in a bursting memory system, the method comprising:
- determining a duty cycle distortion in a plurality of signals between a memory controller and a bursting memory, the plurality of signals comprising a data signal and a plurality of bursting data strobe signals;
- and
- correcting the duty cycle distortion in the plurality of signals between the memory controller and the bursting memory, the correcting comprising synchronizing the data signal and the plurality of bursting data strobe signals.
A computer program product for correcting duty cycle distortion in a bursting memory system, the computer program product comprising:
- a tangible storage medium readable by a processing circuit and storing instructions for performing a method comprising:
- determining a duty cycle distortion in a plurality of signals between a memory controller and a bursting memory, the plurality of signals comprising a data signal and a plurality of bursting data strobe signals;
- and
- correcting the duty cycle distortion in the plurality of signals between the memory controller and the bursting memory, the correcting comprising synchronizing the data signal and the plurality of bursting data strobe signals.
Dependencies are inferred from the claim text.