Power-on-reset circuit with low power consumption
AssigneeNXP B.V.
InventorsAndre Gunther, Kevin Mahooti
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP B.V.
InventorsAndre Gunther, Kevin Mahooti
Estimating the term…
Methods, devices and circuits are provided for power-on-reset circuits with low static power consumption. One such circuit includes a detector that draws current from a supply voltage. The detector detects that the supply voltage has exceeded a trip-point voltage level and then disables current draw from the detector. The detector responds to an enable signal by enabling current draw from the detector. A pulse generator generates a reset signal in response the supply voltage transitioning from a voltage below the trip point voltage level to above the trip point voltage level. A monitor detects that the supply voltage has dropped and provides, in response thereto, the enable signal to the detector to enable current draw from the portion of the detector.
For use with circuitry that is reset by a power-on reset signal that is provided in response to power being provided, a circuit comprising:
For use with circuitry that is reset by a power-on reset signal that is provided in response to power being provided, a method comprising:
Dependencies are inferred from the claim text.