Semiconductor device having compensation capacitance
AssigneeElpida Memory, Inc.
InventorsMinoru YAMAGAMI, Hisayuki Nagamine
Life of this patent
Estimating the term…
Loading patent…
AssigneeElpida Memory, Inc.
InventorsMinoru YAMAGAMI, Hisayuki Nagamine
Estimating the term…
Disclosed herein is a device that includes: first and second memory mats each including a plurality of bit lines; a sense area arranged between the first and second memory mats; a column selection line provided on the first memory mat; and a compensation capacitance provided on the second memory mat. The sense area includes a plurality of sense amplifiers. Each of the sense amplifiers is connected to an associated one or ones of the bit lines. At least one of the sense amplifiers is selected based on a column selection signal supplied via the column selection line. At least a part of the compensation capacitance is formed in a same wiring layer as the column selection line.
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.