Back to results
US 2012/0076252 A1Published application
Synchronizing circuit, synchronizing method, and receiving system
AssigneeSony Corporation
InventorsTetsuhiro FUTAMI, Ikko Okamoto
Life of this patent
Estimating the term…
Abstract
Disclosed herein is a synchronizing circuit including: a first PLL circuit; a second PLL circuit; a first output circuit; a second output circuit; a first detection circuit; a second detection circuit; a control circuit; and a holding section.
Claims11
A synchronizing circuit comprising:
- a first phase-locked loop circuit configured to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal;
- a second phase-locked loop circuit configured to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal;
- a first output circuit configured to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal;
- a second output circuit configured to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal;
- a first detection circuit configured to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit;
- a second detection circuit configured to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit;
- a control circuit configured such that if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then said control circuit establishes the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit;
- and
- a holding section configured to hold a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit;
- wherein said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said holding section holds said loop gain setting for each of said transmission modes.
8 more elements
A synchronizing method comprising:
- causing a first phase-locked loop circuit to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal;
- causing a second phase-locked loop circuit to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal;
- causing a first output circuit to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal;
- causing a second output circuit to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal;
- causing a first detection circuit to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit;
- causing a second detection circuit to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit;
- if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then establishing the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit;
- and
- holding a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit;
- wherein said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said loop gain setting is held for each of said transmission modes.
8 more elements
A reception system comprising:
- an acquisition section configured to acquire a signal transmitted via a transmission channel;
- and
- a transmission channel decoding process section configured to perform processing including a synchronized detection process on the signal acquired by said acquisition section;
- wherein said transmission channel decoding process section includes
- a first phase-locked loop circuit configured to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal,
- a second phase-locked loop circuit configured to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal,
- a first output circuit configured to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal,
- a second output circuit configured to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal,
- a first detection circuit configured to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit,
- a second detection circuit configured to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit,
- a control circuit configured such that if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then said control circuit establishes the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit, and
- a holding section configured to hold a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit,
- said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said holding section holds said loop gain setting for each of said transmission modes.
11 more elements
A receiving system comprising:
- a transmission channel decoding process section configured to perform processing including a synchronized detection process on a signal acquired via a transmission channel;
- and
- an information source decoding process section configured to decode the signal having undergone the processing performed by said transmission channel decoding process section, into data targeted for transmission;
- wherein said transmission channel decoding process section includes
- a first phase-locked loop circuit configured to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal,
- a second phase-locked loop circuit configured to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal,
- a first output circuit configured to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal,
- a second output circuit configured to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal,
- a first detection circuit configured to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit,
- a second detection circuit configured to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit,
- a control circuit configured such that if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then said control circuit establishes the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit, and
- a holding section configured to hold a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit,
- said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said holding section holds said loop gain setting for each of said transmission modes.
11 more elements
A receiving system comprising:
- a transmission channel decoding process section configured to perform processing including a synchronized detection process on a signal acquired via a transmission channel;
- and
- an output section configured to output an image or a sound based on the signal having undergone the processing performed by said transmission channel decoding process section;
- wherein said transmission channel decoding process section includes
- a first phase-locked loop circuit configured to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal,
- a second phase-locked loop circuit configured to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal,
- a first output circuit configured to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal,
- a second output circuit configured to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal,
- a first detection circuit configured to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit,
- a second detection circuit configured to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit,
- a control circuit configured such that if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then said control circuit establishes the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit, and
- a holding section configured to hold a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit,
- said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said holding section holds said loop gain setting for each of said transmission modes.
11 more elements
A receiving system comprising:
- a transmission channel decoding process section configured to perform processing including a synchronized detection process on a signal acquired via a transmission channel;
- and
- a recording section configured to record the signal having undergone the processing performed by said transmission channel decoding process section;
- wherein said transmission channel decoding process section includes
- a first phase-locked loop circuit configured to output, based on an input reception signal, a first phase control signal representing a phase control amount of said reception signal,
- a second phase-locked loop circuit configured to input the same signal as said reception signal input to said first phase-locked loop circuit so as to output a second phase control signal representing the phase control amount of said reception signal,
- a first output circuit configured to control the phase of said reception signal based on said first phase control signal so as to output the phase-controlled signal,
- a second output circuit configured to control the phase of said reception signal based on said second phase control signal so as to output the phase-controlled signal,
- a first detection circuit configured to detect a phase control error in said first phase-locked loop circuit based on the phase-controlled signal output from said first output circuit,
- a second detection circuit configured to detect a phase control error in said second phase-locked loop circuit based on the phase-controlled signal output from said second output circuit,
- a control circuit configured such that if the phase control error detected in said first phase-locked loop circuit by said first detection circuit is larger than the phase control error detected in said second phase-locked loop circuit by said second detection circuit, then said control circuit establishes the same value as the loop gain of a second loop filter included in said second phase-locked loop circuit as the loop gain of a first loop filter included in said first phase-locked loop circuit, and
- a holding section configured to hold a loop gain setting established as the loop gain of said first loop filter included in said first phase-locked loop circuit,
- said reception signal is structured in units of a frame made up of a plurality of slots transmitted in a plurality of transmission modes corresponding to different modulation techniques, and
- said holding section holds said loop gain setting for each of said transmission modes.
11 more elements
Dependencies are inferred from the claim text.