Back to results
US 2012/0075127 A1Published application
Data transfer method, and code conversion circuit and apparatus
AssigneeFujitsu Limited
InventorSeishi Okada
Life of this patent
Estimating the term…
Abstract
A data transfer method multiplexes a data character having a bit width M (M is a natural number greater than or equal to 3) and a control character having a bit width N (N is a natural number greater than or equal to 1), and adds a control character valid signal indicating whether the control character is valid, in order to generate a symbol code having a bit width M+1 or N+3, whichever is greater, and converts the symbol code from parallel data into serial data to be output to a transmission line.
Claims13
A data transfer method comprising:
- multiplexing a data character having a bit width M (M is a natural number greater than or equal to 3) and a control character having a bit width N (N is a natural number greater than or equal to 1), and adding a control character valid signal indicating whether the control character is valid, in order to generate a symbol code having a bit width M+1 or N+3, whichever is greater;
- and
- making a data transfer by converting the symbol code from parallel data into serial data, and outputting the serial data to a transmission line.
A code conversion circuit comprising:
- a first circuit configured to multiplex a data character having a bit width M (M is a natural number greater than or equal to 3) and a control character having a bit width N (N is a natural number greater than or equal to 1);
- and
- a second circuit configured to add, to an output of the first circuit, a control character valid signal indicating whether the control character is valid, in order to generate a symbol code having a bit width M+1 or N+3, whichever is greater,
- wherein the symbol code is converted from parallel data into serial data and output to a transmission line.
1 more element
An apparatus comprising:
- a code conversion circuit including a first circuit configured to multiplex a data character having a bit width M (M is a natural number greater than or equal to 3) and a control character having a bit width N (N is a natural number greater than or equal to 1), and a second circuit configured to add, to an output of the first circuit, a control character valid signal indicating whether the control character is valid, in order to generate a symbol code having a bit width M+1 or N+3, whichever is greater;
- and
- a conversion circuit configured to convert the symbol code from parallel data into serial data and to output the serial data to a transmission line.
Dependencies are inferred from the claim text.