Methods of forming fully embedded bumpless build-up layer packages and structures formed thereby
AssigneeIntel Corporation
InventorsRavi K. Nalla, Mathew J. Manusharow, Pramod Malatkar
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsRavi K. Nalla, Mathew J. Manusharow, Pramod Malatkar
Estimating the term…
Methods of forming a microelectronic packaging structure and associated structures formed thereby are described. Those methods may include a die embedded in a coreless substrate, wherein a mold compound surrounds the die, and wherein the die comprises TSV connections on a first side and C4 pads on a second side of the die, a dielectric material on a first side and on a second side of the mold compound; and interconnect structures coupled to the C4 pads and to the TSV pads. Embodiments further include forming packaging structures wherein multiple dies are fully embedded within a BBUL package without PoP lands.
A method comprising;
A method of forming a package structure comprising;
A structure comprising:
A structure comprising:
Dependencies are inferred from the claim text.