Integrated circuit device
AssigneeThe University of Tokyo
InventorsKen TAKEUCHI, Teruyoshi HATANAKA, Koichi ISHIDA, Tadashi YASUFUKU, Makoto TAKAMIYA, Takayasu SAKURAI
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe University of Tokyo
InventorsKen TAKEUCHI, Teruyoshi HATANAKA, Koichi ISHIDA, Tadashi YASUFUKU, Makoto TAKAMIYA, Takayasu SAKURAI
Estimating the term…
The channel number detecting circuit 50 detects the operation channel number Nch based on the the output terminal voltage Vpgm after falling down when the output terminal voltage Vpgm falls down during the voltage boosting control, and the switching control circuit 70 generates the control clock signal CLK having the on-time and the off-time adjusted based on the operation channel number Nch and performs the voltage boosting control using generating control clock signal CLK. The voltage boosting control is properly performed based on the operation channel number Nch when the operation channel number Nch increase during performing the voltage boosting control. Thus boosting the power supply voltage Vdd up to the voltage V2 is accomplished.
An integrated circuit device comprising:
An integrated circuit device comprising:
Dependencies are inferred from the claim text.