System and method for calibrating output frequency in phase locked loop
AssigneeHuawei Technologies Co., Ltd.
InventorsAnders JAKOBSSON, Christian Grewing, Anders Emericks, Ola Pettersson, Bingxin Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeHuawei Technologies Co., Ltd.
InventorsAnders JAKOBSSON, Christian Grewing, Anders Emericks, Ola Pettersson, Bingxin Li
Estimating the term…
A Digital Calibration System for a Phase Locked Loop includes a Tuning Voltage Controller configured to set the tuning voltage to a value; a Phase Difference Quantizer configured to output a phase difference after comparing a phase of the reference signal with a phase of the feedback signal; a Digital Controller configured to receive the phase difference of the PDQ and control a coarse tuning signal such that an average phase difference of the PDQ is 0; and a Frequency Calibration Logic configured to calibrate the feedback signal in response to the output of the DC.
A Digital Calibration System (DCS) for a Phase Locked Loop (PLL), wherein the PLL comprises a PLL controller for outputting a tuning voltage in response to a reference signal and a feedback signal, and a voltage controlled oscillator (VCO) outputting the feedback signal as an output signal in response to the tuning voltage, the tuning voltage is used to determine whether the frequency of the output signal needs to be increased or decreased,
A method for calibrating the output frequency in a PLL, wherein the PLL comprises a PLL controller for outputting a tuning voltage in response to a reference signal and a feedback signal, a voltage controlled oscillator (VCO) for outputting the feedback signal as an output signal in response to the tuning voltage, the tuning voltage is used to determine if frequency of the output signal needs to be increased or decreased, comprising:
Dependencies are inferred from the claim text.