Satisfiability (SAT) Based Bounded Model Checkers
AssigneeInternational Business Machines Corporation
InventorsDaniel Geist, Mark Ginzburg, Yoad Lustig, Ishai Rabinovotz, Ohad Shacham, Rachel Tzoref
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsDaniel Geist, Mark Ginzburg, Yoad Lustig, Ishai Rabinovotz, Ohad Shacham, Rachel Tzoref
Estimating the term…
Systems and methods that use a solver to find bugs in a target model of a computing system having one or more finite computation paths are provided. The bugs on computation paths of less than a predetermined length are detected by translating the target model to include a state variable AF for one or more states of the target model, wherein AF(S) represents value of the state variable AF at state S; and solving the translated version of the target model that satisfies predetermined constrains.
A computer-implemented method for determining whether a computing system satisfies a temporal logic property by exploring the underlying state space, the method comprising:
A computer-implemented method for determining whether a computing system satisfies a temporal logic property by exploring the underlying state space, the method comprising:
A computer implemented system for determining whether a computing system satisfies a temporal logic property by exploring state space of the computing system, the system comprising:
Computer program product comprising logic code for determining whether a computing system satisfies a temporal logic property by exploring state space of the computing system, wherein the logic code is stored on a non-transient computer readable storage medium, wherein execution of the logic code on a computer causes the computer to:
Dependencies are inferred from the claim text.