Method and apparatus for error-correction in and processing of GFP-T superblocks
AssigneeAvalon Microelectronics, Inc.
InventorXiaoning Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeAvalon Microelectronics, Inc.
InventorXiaoning Zhang
Estimating the term…
The present invention discloses a method and apparatus for processing and error correction of a GFP-T superblock, where the 64 bytes of payload data of a first superblock are buffered in the first page of a two-page buffer. The flag byte is buffered in a separate buffer, and a CRC operation is performed in a separate logic element. The result of the CRC operation is checked against a single syndrome table which may indicate single- or multi-bit errors. As the payload data of the first superblock is processed and read out of the first page of the two-page buffer, the payload data of a second superblock is written into the second page of the two-page buffer to be processed and corrected.
A method for performing error correction and processing of data in a data transmission system, comprising:
An apparatus for performing error correction and processing of data in a data transmission system, comprising:
Dependencies are inferred from the claim text.