US 2011/0087824 A1Published application

Flash memory accessing apparatus and method thereof

AssigneeGiga-Byte Technology Co., Ltd.

InventorsHou-Yuan Lin, Chen-Shun Chen

Life of this patent

Estimating the term…

Loading patent…

Abstract

A flash memory accessing apparatus is disclosed. The flash memory accessing apparatus includes a controller, a first channel memory set and a second channel memory set. The first channel memory set includes a first flash memory and at least one first memory expanding socket. The second channel memory set includes a second flash memory and at least one second memory expanding socket. The controller determines the accessing method to be implemented on the first memory and second flash memory according to whether there is any flash memory inserted into the first memory expanding socket and the second memory expanding socket.

Claims19

Dependent claims

A flash memory accessing apparatus, comprising:

a controller;
a first channel memory set coupled to the controller through a first channel, wherein the first channel memory set comprises:
a first flash memory coupled to the controller;
and
at least a first flash memory expanding socket coupled to the first flash memory and the controller;
and
a second channel memory set coupled to the controller through a second channel, wherein the second channel memory set comprises:
a second flash memory coupled to the controller;
and
at least a second flash memory expanding socket coupled to the second flash memory and the controller;
wherein the controller determines a reading operation or a programming operation to be implemented on the first flash memory and the second flash memory according to a detection of a flash memory insertion state of each of the first memory expanding socket and the second memory expanding socket.

8 more elements

An accessing method of a flash memory, comprising:

providing a controller for implementing a reading operation or a programming operation on a first flash memory and a second flash memory of a first channel memory set and on a third flash memory and a fourth flash memory of a second channel memory set;
determining whether each of the first flash memory, the second flash memory, the third flash memory and the fourth flash memory respectively in the first channel memory set and in the second channel memory set is normal by the controller according to the reading operation or the programming operation;
and
determining each of the first flash memory, the second flash memory, the third flash memory and the fourth flash memory as a main memory or a backup memory by the controller according to whether each of the first flash memory, the second flash memory, the third flash memory and the fourth flash memory is normally operated.

1 more element

Dependencies are inferred from the claim text.