Systems and Methods for Mitigating Latency in a Data Detector Feedback Loop
AssigneeAgere Systems Inc.
InventorRatnakar Aravind Nayak
Life of this patent
Estimating the term…
Loading patent…
AssigneeAgere Systems Inc.
InventorRatnakar Aravind Nayak
Estimating the term…
Various embodiments of the present invention provide systems and methods for mitigating latency in a data detector feedback loop. For example, a method for reducing latency in an error corrected data retrieval system is disclosed. The method includes performing an analog to digital conversion at a sampling instant to create a digital sample, and performing a data detection on the digital sample to create a detected output. The detected output is compared with the digital sample to determine a phase error. During an interim period, the digital sample is adjusted to reflect the phase error to create an adjusted digital sample. After the interim period, the sampling instant is adjusted to reflect the phase error.
A data retrieval system, the circuit comprising:
A method for reducing latency in an error corrected data retrieval system, the method comprising:
A data processing system, the data processing system comprising:
Dependencies are inferred from the claim text.