SEMICONDUCTOR DEVICE HAVING MULTILAYERED INTERCONNECTION STRUCTURE FORMED BY USING Cu DAMASCENE METHOD, AND METHOD OF FABRICATING THE SAME
AssigneeKabushiki Kaisha Toshiba
InventorMasaki YAMADA
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorMasaki YAMADA
Estimating the term…
Disclosed are a semiconductor device having a multilayered interconnection structure formed by using a Cu damascene method, and a method of fabricating the same. A Cu interconnection is buried on a first barrier metal layer in a trench formed in the surface of an insulating film. An interlayer dielectric film is formed on the insulating film, first barrier metal layer, and Cu interconnection, and a hole is formed in a position corresponding to the Cu interconnection. An Al-based interconnection is electrically connected to the Cu interconnection in the hole of the interlayer dielectric film. A stacked film is interposed at least between the Cu interconnection and Al-based interconnection. This stacked film includes a second barrier metal layer for preventing the reaction between Cu and Al, and a third barrier metal layer for increasing the fluidity of Al with respect to the second barrier metal layer.
A semiconductor device fabrication method comprising:
A semiconductor device fabrication method comprising:
Dependencies are inferred from the claim text.