Method of manufacturing through-silicon-via and through-silicon-via structure
AssigneeIndustrial Technology Research Institute
InventorsChing-Chiun Wang, Tai-Yuan Wu, Yu-Sheng Chen, Cha-Hsin Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeIndustrial Technology Research Institute
InventorsChing-Chiun Wang, Tai-Yuan Wu, Yu-Sheng Chen, Cha-Hsin Lin
Estimating the term…
A method of manufacturing through-silicon-via (TSV) and a TSV structure are provided. The TSV structure includes a silicon substrate, an annular capacitor, a conductive through-via, a layer of low-k material, and a bump. The annular capacitor is within the silicon substrate and constituted of a first conductive layer, a capacitor dielectric layer, and a second conductive layer from the inside to the outside. The conductive through-via is disposed in the silicon substrate surrounded by the annular capacitor, and the layer of low-k material is between the annular capacitor and the conductive through-via. The bump is in touch with the conductive through-via for bonding other chip.
A method for fabricating a through-silicon-via, at least comprising:
A through-silicon-via structure, at least comprising:
Dependencies are inferred from the claim text.