Methods for forming conductive vias in semiconductor device components
AssigneeMicron Technology, Inc.
InventorNishant Sinha
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorNishant Sinha
Estimating the term…
A method for forming conductive vias in a substrate of a semiconductor device component includes forming one or more holes, or apertures or cavities, in the substrate so as to extend only partially through the substrate. A barrier layer, such as an insulative layer, may be formed on surfaces of each hole. Surfaces within each hole may be coated with a seed layer, which facilitates adhesion of conductive material within each hole. Conductive material is introduced into each hole. Introduction of the conductive material may be effected by deposition or plating. Alternatively, conductive material in the form of solder may be introduced into each hole.
A method for forming a conductive interconnect in a substrate, comprising:
A method for forming a conductive interconnect in a substrate, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.