Electrical overstress and transient latch-up pulse generation system, circuit, and method
OwnerMarcos Hernandezinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerMarcos Hernandezinventor
Estimating the term…
A circuit arrangement, system, and method to test a device with a plurality of pins for electric overstress and transient induced latch-up characteristics. The circuit arrangement includes an inverting operational amplifier with a unity gain to receive a triggering signal and supply an inverted signal to a power amplifier. The power amplifier transforms the inverted signal into a test signal, which is received by a ratio circuit. The test signal is further operable to test the electric overstress and transient induced latch-up characteristics of the device. The ratio circuit transforms the test signal into a ratio signal. The ratio signal has a voltage magnitude that corresponds to the current magnitude of the test signal. The test signal and ratio signal are measured to determine if, during testing, the device or a component of the device has failed.
In a system to test a device, a pulse generation circuit operable to selectively apply a first test signal to test an electrical overstress characteristic of the device and a second test signal to test a transient induced latch-up characteristic of the device.
A circuit arrangement to produce a test signal and a ratio signal, the test signal used to test a device, the circuit comprising:
A circuit arrangement to produce a test signal and a ratio signal, the test signal used to test a device, the circuit comprising:
A system to test a transient induced latch-up or an electrical overstress characteristic of a device of the type that includes a plurality of pins, the system comprising:
A method of testing a device of the type that includes a plurality of pins with a system comprising a pulse generation circuit, a relay pin matrix, an oscilloscope, and a controller, wherein the pulse generation circuit is electrically coupled with the relay pin matrix, oscilloscope, and controller, and wherein the controller is electrically coupled with the relay pin matrix and oscilloscope, the method comprising:
A method of selectively configuring a pulse generation circuit to output a test signal to test a transient induced latch-up or electrical overstress characteristic of a device of the type that includes a plurality of pins, the method comprising:
Dependencies are inferred from the claim text.