Semiconductor Wafer and Method of Forming Sacrificial Bump Pad for Wafer Probing During Wafer Sort Test
AssigneeSTATS ChipPAC, Ltd.
InventorRajendra D. Pendse
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTATS ChipPAC, Ltd.
InventorRajendra D. Pendse
Estimating the term…
A semiconductor wafer contains a plurality of semiconductor die. A plurality of interconnect bump pads is formed over the semiconductor die. A plurality of sacrificial bump pads is formed in proximity to and diagonally offset with respect to the interconnect bump pads. The sacrificial bump pads have a different diameter than the interconnect bump pads. A conductive link is formed between each interconnect bump pad and proximate sacrificial bump pad. The sacrificial bump pads, interconnect bump pads, and conductive link are formed concurrently or during bump formation. The wafer is electrically tested by contacting the sacrificial bump pads. The electrical test identifies known good die and defective die. The sacrificial bump pads and a portion of the conductive link are removed after wafer probing. Bumps are formed over the interconnect bump pads. The semiconductor wafer can be sold or transferred to a third party after wafer probing without bumps.
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A method of making a semiconductor device, comprising:
A semiconductor wafer containing a plurality of semiconductor die, comprising:
Dependencies are inferred from the claim text.