Power noise immunity circuit
OwnerMing-Chun Chou, Chun-Chung Huanginventors
Life of this patent
Estimating the term…
Abstract
A power noise immunity circuit includes a unidirectional device and a switch both connected between a power input terminal and a power output terminal, and a noise detector to control the switch. The power input terminal is for being connected to an external voltage source, and the power output terminal is for being connected to the circuit of an IC. The switch is normally closed and is opened by the noise detector if the noise detector detects power noise at the power input terminal. The power noise immunity circuit thus prevents the IC from power breakdown and provides a stable voltage thereto.
Claims10
A power noise immunity circuit, comprising:
- a power input terminal receiving an input voltage;
- a power output terminal providing an output voltage;
- a unidirectional device connected between the power input terminal and the power output terminal;
- a switch connected between the power input terminal and the power output terminal;
- and
- a noise detector connected to the power input terminal and the switch;
- wherein the switch is normally closed and is opened by the noise detector if power noise is detected by the noise detector at the power input terminal.
Dependencies are inferred from the claim text.