Apparatus for supplying power in semiconductor integrated circuit and input impedance control method of the same
AssigneeHynix Semiconductor Inc.
InventorsHyung-Soo Kim, Yong Ju Kim, Sung Woo Han, Hee Woong Song, Jae Min Jang, Ji Wang Lee, Chang Kun Park, Ic Su Oh, Hae Rang Choi, Tae Jin Hwang
Life of this patent
Estimating the term…
Abstract
An apparatus for supplying power in a semiconductor integrated circuit includes a plurality of power lines, each supplying external power to an interior of the semiconductor integrated circuit, and at least one decoupling capacitor set connected to the plurality of power lines and having a resistance value configured to be variable according to a bias voltage.
Claims20
An apparatus for supplying power in a semiconductor integrated circuit, comprising:
- a plurality of power lines, each supplying external power to an interior of the semiconductor integrated circuit;
- and
- at least one decoupling capacitor set connected to the plurality of power lines and having a resistance value configured to be variable according to a bias voltage.
A method for controlling an input impedance using an apparatus for supplying power in a semiconductor integrated circuit, comprising:
- varying input impedance of the semiconductor integrated circuit by varying resistance values of a plurality of decoupling capacitors in the apparatus for supplying power,
- wherein the semiconductor integrated circuit includes a plurality of power lines supplied with external power by the plurality of decoupling capacitors connected to the power lines.
A power supply device of a semiconductor integrated circuit, comprising:
- a plurality of power lines, each supplying external power to an interior of the semiconductor integrated circuit;
- a reference voltage generator configured to generate a plurality of reference voltages, each having different voltage levels;
- a multiplexer configured to select one of the plurality of reference voltages in response to a control signal, and to output the selected one of the plurality of reference voltages as a bias voltage;
- and
- a plurality of transistors, each connected to the plurality of power lines, and each configured to receive the bias voltage to vary a channel resistance of the transistor,
- wherein the channel resistance to be larger than a gate resistance of the transistor.
Dependencies are inferred from the claim text.