Programming in memory devices using source bitline voltage bias
AssigneeSpansion LLC
InventorsZhizheng Liu, An Chen, Wei Zheng, Kuo-Tung Chang, Sung-Yong Chung, Gulzar Ahmed Kathawala, Ashot Melik-Martirosian
Life of this patent
Estimating the term…
Loading patent…
AssigneeSpansion LLC
InventorsZhizheng Liu, An Chen, Wei Zheng, Kuo-Tung Chang, Sung-Yong Chung, Gulzar Ahmed Kathawala, Ashot Melik-Martirosian
Estimating the term…
Systems and methods that facilitate improved programming memory cells in a nonvolatile memory (e.g., flash memory) are presented. An optimized voltage component can facilitate supplying respective voltages to a source, drain, and gate associated with a memory cell during operations, such as programming operations. The optimized voltage component can facilitate supplying a predetermined source bitline voltage to a memory cell during programming of the cell to facilitate reducing leakage currents associated with the bitlines, which can improve programming of the memory cell, and to facilitate reducing the programming current, which can result in power efficient programming and improved programming speed.
A system that facilitates performance of operations associated with a memory, comprising:
A method that facilitates programming associated with a memory, comprising:
Dependencies are inferred from the claim text.