Si trench between bitline hdp for bvdss improvement
AssigneeSpansion LLC
InventorsLei Xue, Aimin Xing, Chih-Yuh Yang, Angela Hui, Chungho Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeSpansion LLC
InventorsLei Xue, Aimin Xing, Chih-Yuh Yang, Angela Hui, Chungho Lee
Estimating the term…
Memory devices having improved BVdss characteristics and methods of making the memory devices are provided. The memory devices contain bitline dielectrics on bitlines of a semiconductor substrate; first spacers adjacent the side surfaces of the bitline dielectrics and on the upper surface of the semiconductor substrate; a trench in the semiconductor substrate between the first spacers; and second spacers adjacent the side surfaces of the trench. By containing the trench and the first and second spacers between the bitlines, the memory device can improve the electrical isolation between the bitlines, thereby preventing and/or mitigating bitline-to-bitline current leakage and increasing BVdss.
A memory device comprising:
A method of electrically isolating bitlines from each other in a semiconductor substrate, comprising:
(canceled)
(canceled)
A method of making a contact region of a memory device, comprising:
(canceled)
(canceled)
Dependencies are inferred from the claim text.