Trench type insulated gate mos semiconductor device
AssigneeFuji Electric Device Technology Co., Ltd.
InventorKoh YOSHIKAWA
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Device Technology Co., Ltd.
InventorKoh YOSHIKAWA
Estimating the term…
A vertical and trench type insulated gate MOS semiconductor device includes a plurality of regions each being provided between adjacent ones of a plurality of the straight-line-like trenches arranged in parallel and forming a surface pattern of a plurality of straight lines. A plurality of first inter-trench surface regions are provided, each with an n+-type emitter region and a p+-type body region formed thereon, and the surfaces of regions are alternately arranged along the trench in the longitudinal direction thereof with an emitter electrode being in common contact with both of the surfaces of the n+-type emitter region and the p+-type body region. A plurality of second inter-trench surface regions are provided each of which is formed along the trench in the longitudinal direction thereof with one of the surface of the p base region and the surface of the n-type semiconductor substrate.
A vertical and trench type insulated gate MOS semiconductor device comprising:
A trench gate type insulated gate bipolar transistor comprising:
A trench gate type insulated gate bipolar transistor comprising:
Dependencies are inferred from the claim text.