System and apparatus for improving logical built-in self test (lbist) ac fault isolations
OwnerRolf Hilgendorf, Johannes Koesters +1inventors
InventorsRolf Hilgendorf, Johannes Koesters, Thomas Pflueger
Life of this patent
Estimating the term…
Loading patent…
OwnerRolf Hilgendorf, Johannes Koesters +1inventors
InventorsRolf Hilgendorf, Johannes Koesters, Thomas Pflueger
Estimating the term…
A system, apparatus and method of isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST) are provided. An LBIST is performed on the chip in order to locate a first latch that fails the test. Particularly, latches on the chip are arranged in a plurality of scan chains wherein each latch holds data for a logical cone. The LBIST is performed on one scan chain at a time. Once the first latch is located, a first limiting cone (i.e., the cone for which the first latch is holding data) may be isolated. After isolating the first limiting cone, the data from the first latch is masked out and the LBIST is repeated on the scan chain. The data is masked out in order to facilitate the identification of any other latch that may fail the test. Again, if another latch fails the test a corresponding limiting cone may be isolated.
1-7. (canceled)
An apparatus for isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST), the chip having a plurality of latches for holding data for a plurality of logical cones, the latches being arranged in a plurality of scan chains, the apparatus comprising:
10-12. (canceled)
A system for isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST), the chip having a plurality of latches for holding data for a plurality of logical cones, the latches being arranged in a plurality of scan chains, the system comprising means for enabling a user to:
16-18. (canceled)
Dependencies are inferred from the claim text.