Method of manufacturing semiconductor device
AssigneeSanyo Electric Co., Ltd.
InventorsEiji Nishibe, Toshihiro Hachiyanagi
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanyo Electric Co., Ltd.
InventorsEiji Nishibe, Toshihiro Hachiyanagi
Estimating the term…
The invention provides a method of manufacturing a semiconductor device having a semiconductor resistor layer, which reduces a difference between a theoretical resistance value and a measured resistance value. An interlayer insulation film is formed on the whole surface of a semiconductor substrate, and then the interlayer insulation film is selectively etched to form contact holes partially exposing a polysilicon resistor layer, a source region and a drain region. The patterning size of the polysilicon resistor layer is designed by defining the lengths between the adjacent contact holes on the polysilicon resistor layer as the lengths of resistor elements. Then, ion implantation is performed to the polysilicon resistor layer through the contact holes to form low resistance regions (regions where high concentration of impurities are implanted) on the polysilicon resistor layer. After the ion implantation, heat treatment (annealing) is performed at lower temperature than in heat treatment for forming the source region and the drain region.
A method of manufacturing a semiconductor device, comprising:
A method of manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.