Method of manufacturing semiconductor device with trench
AssigneeSanyo Electric Co., Ltd.
InventorsMasamichi Yanagida, Hirotoshi Kubo, Junichiro Tojo, Hiroaki Saito, Masahito Onda
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanyo Electric Co., Ltd.
InventorsMasamichi Yanagida, Hirotoshi Kubo, Junichiro Tojo, Hiroaki Saito, Masahito Onda
Estimating the term…
In an embodiment of the present invention, after trenches, a gate oxide film and gate electrodes are formed, a channel layer is formed by plural high-acceleration ion implantations where acceleration voltages are different with one another. The channel layer is an impurity implanted layer on which diffusion by a heat treatment is not performed. The channel layer is allowed to have its impurity concentration substantially uniform in a depth-wise direction of the trenches, by implanting ions of the impurity at plural different times by use of a high-acceleration ion implantation system. Since a second region having almost no influence on a characteristic of the channel layer can be reduced, the channel layer having a minimum necessary depth can be obtained. The trenches are thus made shallow, and accordingly a capacitance can be reduced. Furthermore, an on resistance can be made lower by making an epitaxial layer thinner.
A method of manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.